

1/12




FIG. 1

2/12




FIG. 2a




FIG. 2b




FIG. 3a




FIG. 3b

3/12




FIG. 4a




FIG. 4b




FIG. 5a




FIG. 5b

4/12




FIG. 6a




FIG. 6b




FIG. 7a




FIG. 7b

5/12




FIG. 8a




FIG. 8b




FIG. 9a




FIG. 9b

6/12




FIG. 10




FIG. 11a




FIG. 11b

7/12




FIG. 12a




FIG. 12b




FIG. 13a




FIG. 13b

8/12




FIG. 14a




FIG. 14b

TITLE: METHOD OF MANUFACTURING A BIPOLAR
TRANSISTOR SEMICONDUCTOR DEVICE
INVENTOR: Doe RPSTRA et al.
DOCKET NO.: N 383
CONTACT: Michael E. Marlon (914) 333-9641




FIG. 15a




FIG. 15b

10/12




FIG. 16a




FIG. 16b




FIG. 17a




FIG. 17b

11/12




FIG. 18a




FIG. 18b

12/12

10/069893




FIG. 19a




FIG. 19b